|
Products & Services -
Mobius
|
|
Wednesday, 30 July 2008 14:36 |
Quality of Results
The Mobius language allows you to specify what code should be parallel or sequential. For hardware programming that means that you can control the tradeoff between minimum size and maximum performance.
The Mobius compiler generates optimized code for each element in the design and automatically estimates how many logical units (LUTs) and flip-flops (FFs) a FPGA design will need.
The language enables you to easily modify the circuit architecture to get the right tradeoff to fit your desired price/performance target. With Mobius you get excellent performance with very little effort, saving you months of development time and producing high quality circuits.
Examples
Mobius ships with several demo sources including: AES encryption/decryption, multiple clocks, complex operators, mini-cpu, CRC, DCT, DES, fast FIR, fast sin, FFT, GCD, IIR, Kalman filter, Network-on-chip, ODE solver, pipelining examples, parallel-to-serial and serial-to-parallel converters, queues and stacks, random number generators, resource sharing, and uarts.
Several of these demos are described in downloadable application notes.
Make your own IP blocks
Using Mobius you will find that you do not need to purchase ready-made IP blocks. Instead you can save considerable expense by simply creating them yourself with very little effort. The compiler package is shipped including basic mathematical libraries including add, mul, div, sqrt in Mobius source code.
Mobius gives you excellent Quality of Results (QoR) compared to the best hand-made hardware designs from commercial and open-source implementations.
|
|
Last Updated ( Sunday, 07 September 2008 08:33 )
|
High Performance
