Mobius-generated HDL is vendor and target neutral, enabling implementation using any FPGA vendors products or as an ASIC. 

Synopsys Professional Services are currently performing synthesis, layout and verification of a Mobius2-generated clockless design.